

**CLAIMS:**

1. An editing system for moving images, the editing system comprising:

5 a frame-random access store for storing image data representing a sequence of image frames which together form a moving image, the store storing data such that the frames can be accessed in a random order;

10 an input circuit for receiving from a source data representing one or more sequences of image frames captured at a first frame rate, the data being received at an input data rate and representing each frame in a sequence as a first multiplicity of image lines which together form the image frame, and for transferring the data to the frame-random access store;

15 an editing processor for editing data read from the store at a processed data rate to produce data representing an edited sequence of image frames; and

an output circuit for outputting edited data representing an edited sequence of image frames at a second frame rate, the data being output at an output data rate and representing each frame in the edited sequence as a second multiplicity of image lines which together form the image frame.

*Sub a1)*

20

2. An editing system as claimed in claim 1, further comprising an asynchronous bus connecting said store, said input circuit, said editing processor and said output circuit, and wherein:

the input circuit comprises a decoder arranged to receive data synchronously from a source and a buffer for transferring data from the decoder to the asynchronous bus; and

5 the output circuit comprises an encoder arranged to output data synchronously to a destination and a buffer for transferring data from the asynchronous bus to the encoder.

3. An editing system as claimed in claim 1 or 2, further comprising a sizing circuit for varying the number of lines between said first multiplicity and said second multiplicity in each frame as data is transferred to the output circuit.

10 4. An editing system as claimed in any preceding claim, further comprising a monitor connected to receive data from the output circuit at said output data rate for display of said edited sequence thereon.

15 5. An editing system as claimed in any preceding claim, further comprising a linear store connected to receive data from the output circuit at said output data rate for storage of said edited sequence therein.

6. An editing system as claimed in claim 5, wherein said linear store comprises a video tape recorder selectively operable to output stored data at either said first frame rate or said second frame rate.

5 7. An editing system as claimed in any preceding claim, further comprising:  
a user operable input device; and wherein the editing processor is connected to the frame-random access store and for processing data representing one or more image frames of one or more initial sequences in response to the user operable input device to produce processed data representing an processed, edited sequence, which processed data is stored in the frame-random access store.

10 8. An editing system as claimed in any preceding claim, wherein said one or more initial sequences are captured at a frame rate of 24 per second and each frame comprises 625 image lines, and the input circuit is arranged to receive the data and transfer the same to the store at an input rate substantially corresponding to 25 frames per second and 625 lines.

15 20 9. An editing system as claimed in claim 8, wherein said processor is arranged to edit data at a processed data rate substantially corresponding to 24 frames per second and 625 lines, and the output circuit is arranged to output

00000000000000000000000000000000

al

data at an output data rate substantially corresponding to the processed data rate.

10. An editing system as claimed in claim 8, wherein said processor is  
5 arranged to edit data at a processed data rate substantially corresponding to 24  
frames per second and 625 lines, and the output circuit is arranged to output  
data at an output data rate substantially corresponding to 30 frames per second  
and 525 line.

10. 11. An editing system as claimed in claim 10, wherein said processor is  
arranged to extract frame data from the frame-random access store as pairs of  
interleaved fields and to repeat the transfer of one field of each pair to the  
output circuit thereby causing the output circuit to output the edited sequence  
at said frame rate of 30 per second.

15

12. An editing system as claimed in any preceding claim, wherein said  
edited sequence comprises image frames derived from a first initial sequence  
comprising frames at a first frame rate and first line rate and image frames  
derived from a second initial sequence comprising frames at a second frame  
rate and second line rate different than said first frame and line rates, and  
20 wherein said processor is arranged to process the data for each frame in the

at  
com

edited sequence to conform to a line and frame rate corresponding to said output data rate.

5 13. An editing system in which image data representing an initial moving image input in a first format at a corresponding rate is stored in a store and is manipulated to produce image data representing an edited moving image for output in a second format at a corresponding data rate, the system being arranged such that processing is effected at a data rate which is variable and determines the second data rate.

0 14. An editing system substantially as described herein with reference to the accompanying drawings.

ADD  $\alpha_2$   $\nearrow$